


半導体との一体化 4

CMOSプロセスで集積化されたカンチレバー



by J. Verd et al.

0.35 μm ルールの CMOS プロセスにより、カンチレバーとそこから容量信号を読み出す CMOS 回路を集積した。





Figure 2: Schematic top view showing the CMOS technology layers used (a) and schematic cross-section view after standard CMOS process (b) and after the post-CMOS process (sacrificial layer etching) (c).

CMOSプロセスによる触覚センサ

別紙 8

by K.R. Lee et al.




Figure 1: The post CMOS micromachining process.




Figure 2: SEM of the fabricated tactile sensor with a radius of 75 μm . The support beams are 25 μm by 10 μm .